Signal Integrity Engineer – Memory Interface

Santa Clara Valley (Cupertino), California, United States


Role Number:200001041
In this position, you will work with the team that develops SOCs used within Apple's mobile devices. You will be specifically responsible for memory interface signal integrity for Apple SoCs, covering the span from package to board. Prior design and modeling experience with DDR3/4 or LPDDR3/4 interfaces is a must-have.

Key Qualifications

  • We are looking for someone who is familiar with signal and power integrity issues of memory interfaces
  • Prior experience working with actual product package/board design and analysis, PI/SI methodology development, and lab correlation/validation of the simulation results
  • Excellent academic background; 5+ years of working experience beyond graduate school studies
  • Familiar with lab equipment, such as: VNA, TDR, real-time scope, spectrum analyzer, etc
  • Strong fundamentals in 3D/2D EM simulation tools and transmission line theory
  • Good communication skills


•You will work on electrical and physical design of memory systems •Work on electrical extraction and validation of package and MLB •Work with circuit and controller team to optimize memory system design •Work on SI and PI modeling, simulation, and characterization memory interface •Develop and execute test plans to validate signal and power integrity •Work with product engineering and system engineering to debug and to improve product yield

Education & Experience

•MSEE or PhD in a technical discipline

Additional Requirements