Graphics Unit Design Verification Engineer

Austin, Texas, United States


Role Number:200471018
Do you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC)! You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, you and your team will enable our customers to do all the things they love with their devices! In this highly visible role, you will be at the heart of the chip design effort collaborating with a variety of fields with critical impact in getting products to millions of customers quickly. The Graphics Unit Verification Engineer will be responsible for the pre-silicon RTL verification of blocks in low power embedded graphics cores. This includes deep understanding of the micro-architectural details of their block and how it works within the broader GPU design. A strong computer architecture background, preferably in graphics, and a solid foundation in verification methodology will be required to close testing coverage with high confidence.

Key Qualifications

  • Minimum BS and 3+ years of relevant industry experience.
  • Expertise with Verilog.
  • Expertise with various HDL simulators and waveform viewers like IES, VCS, DVE, Verdi.
  • Experience with Perl, Shell scripting, Makefiles, TCL.
  • Experience with low-level programming of complex computer systems in C, C++.
  • Familiar with System Verilog.
  • Familiar developing test bench components in UVM including checkers and monitors.
  • Good experience working under strict schedule deadlines with the ability to manage multiple priorities.
  • Excellent communication skills and ability to collaborate.
  • Good knowledge of Computer Architecture; Graphics architecture is a plus.
  • Experience with code repositories; Perforce.
  • Experience with verification languages such as System Verilog/UVM/OVM.
  • Clear understanding of constrained random verification process, functional and code coverage, assertion methodology is a plus.


• Perform unit-level, subsystem, and top verification for logic blocks in graphics processing unit (GPU) designs. • Writing, executing, and tracking to test plans. • Develop test bench components in Universal Verification Methodology (UVM) including checkers and monitors. • Develop unit-level test sequences and handle regressions. • Writing and maintaining testbenches and BFMs. • Generating stimulus and implementing and analyzing coverage. • Debug simulation and silicon GPU failures. • Work closely with design & micro-architecture teams to understand the functional goals of the design. • Collaborate with multi-functional teams to coordinate unit-level verification efforts. • Scripting and software engineering. • Have strong communication skills with good team-oriented approaches.

Education & Experience

Minimum BS and 3+ years of relevant industry experience.

Additional Requirements